
P-Channel 30-V (D-S) MOSFET


These miniature surface mount MOSFETs utilize High Cell Density process. Low r_{DS(on)} assures minimal power loss and conserves energy, making this device ideal for use in power management circuitry. Typical applications are PWMDC-DC converters, power management in portable and battery-powered products such as computers, printers, battery charger, telecommunication power system, and telephones power system.

•	Low r _{DS(on)} Provides Higher Efficiency and
	Extends Battery Life

- Miniature TO-252 Surface Mount Package Saves Board Space
- High power and current handling capability
- Extended VGS range (±25) for battery pack applications

PRODUCT SUMMARY				
V _{DS} (V)	$r_{DS(on)} m(\Omega)$	I _D (A)		
-26.5	$59 @ V_{GS} = -4.5V$	24		
-20.3	$95 @ V_{GS} = -2.5V$	19		





ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C UNLESS OTHERWISE NOTED)				
Parameter		Symbol	Maximum	Units
Drain-Source Voltage			-26.5	V
Gate-Source Voltage		V_{GS}	±12	V
Continuous Drain Current ^a	$T_A=25^{\circ}C$	I_D	24	Α
Pulsed Drain Current ^b		I_{DM}	±40	Α
Continuous Source Current (Diode Conduction) ^a		I_S	-30	A
Power Dissipation ^a	$T_A=25^{\circ}C$	P_{D}	50	W
Operating Junction and Storage Temperature Range	•	T _J , T _{stg}	-55 to 175	°C

THERMAL RESISTANCE RATINGS				
Parameter	Symbol	Maximum	Units	
Maximum Junction-to-Ambient ^a	$R_{ heta JA}$	50	°C/W	
Maximum Junction-to-Case	$R_{ heta JC}$	3.0	°C/W	

1

Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature

SPECIFICATIONS (T _A = 25°C UNLESS OTHERWISE NOTED)							
Parameter	Causala a l	T C 1'4'	Limits			T 1-4.24	
r ar ameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Static							
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = -250 \text{ uA}$	-1				
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$			±100	nA	
Zero Gate Voltage Drain Current	$I_{ m DSS}$	$V_{DS} = -21 \text{ V}, V_{GS} = 0 \text{ V}$			-1	uA	
Zero Gate Voltage Drain Current	1DSS	$V_{DS} = -21 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$		-5		uA	
On-State Drain Current ^A	I _{D(on)}	$V_{DS} = -5 \text{ V}, V_{GS} = -10 \text{ V}$	-41			A	
Drain-Source On-Resistance ^A		$V_{GS} = -4.5 \text{ V}, I_D = -24 \text{ A}$			59	mΩ	
Drain-Source On-Resistance	r _{DS(on)}	$V_{GS} = -2.5 \text{ V}, I_D = -19 \text{ A}$			95		
Forward Tranconductance ^A	g_{fs}	$V_{DS} = -15 \text{ V}, I_D = -24 \text{ A}$		31		S	
Diode Forward Voltage	V_{SD}	$I_S = -41 \text{ A}, V_{GS} = 0 \text{ V}$		-0.7		V	
Dynamic ^b							
Total Gate Charge	Q_{g}	$V_{DS} = -15 \text{ V}, V_{GS} = -4.5 \text{ V},$		25.0			
Gate-Source Charge Q _{gs}		$I_{DS} = -13 \text{ V}, \text{ V}_{GS} = -4.3 \text{ V},$ $I_{D} = -24 \text{ A}$		2.4		nC	
Gate-Drain Charge	Q_{gd}	1 _D 24 A		3.9			
Switching							
Turn-On Delay Time	$t_{d(on)}$			10			
Rise Time		$V_{DD} = -15 \text{ V}, R_L = 15 \Omega, ID = -24$		2.8		nS	
Turn-Off Delay Time	$t_{d(off)}$	A, $VGEN = -10 \text{ V}$, $RG = 6\Omega$		53.6		113	
Fall-Time	t_{f}			46			


Notes

- a. Pulse test: $PW \le 300us duty cycle \le 2\%$.
- b. Guaranteed by design, not subject to production testing.


Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.

2

Typical Electrical Characteristics



Typical Electrical Characteristics







Figure 7. Source-Drain Diode Forward Voltage

Figure 8. On-Resistance with Gate to Source Voltage






Figure 9. Vth Gate to Source Voltage Vs Temperature

Figure 10. Single Pulse Maximum Power Dissipation








Figure 11. Transient Thermal Response Curve

Package Information










LAND PATTERN RECOMMENDATION



NOTES: UNLESS OTHERWISE SPECIFIED

- ALL DIPERSONS ARE IN ILLIMETERS.
 THIS PERSONCE CONFORMS TO JEDEC, TO-262,
 168ME C, VARIATION AA IN AB, DATED NOW 1989.
 DIMENSIONING AND TOLERANCING PER
- ASNE 714-04-1894.
 HEAT SINK TOP EDGE COLLD BE IN CHANFERED CORRERS OR EDGE PROTEURION.
 DIMENSIONS 13,0,61-601 TABLE:

	CONTROL JAN	GETTION AND
	0.0 -1.27	1.62-7.09
		8.44-8.40
	4.42	3.81 MM
пп	7 1 7 1 1 1	4.47